Quantcast
[ 3 / biz / cgl / ck / diy / fa / g / ic / jp / lit / sci / tg / vr ] [ index / top / reports / report a bug ] [ 4plebs / archived.moe / rbt ]

2017/01/28: An issue regarding the front page of /jp/ has been fixed. Also, thanks to all who contacted us about sponsorship.

/g/ - Technology


View post   

[ Toggle deleted replies ]
File: 840 KB, 1302x839, 1547230760722.png [View same] [iqdb] [saucenao] [google] [report]
69317041 No.69317041 [Reply] [Original] [archived.moe] [rbt]

guys I don't feel so good

>> No.69317128

>>69317041
Lisa Su already confirmed there would be variants with more than 8 cores, and once you put a second chiplet on there you're obviously going to have an 16c/32t version, so I don't know who you think you're fooling by crossing out the R7s and R9s.

Instead, you should be more worried that an early engineering sample of an R5 3000 at non-x TDP beat a 9900k in multicore, and therefore had to basically tie an 8700k (at minimum) in single core.

This means the final R5 3000 non-x is going to beat the 9900k by some margin, much less the R5 3000x version, and that Intel will not have any answer until they unfuck 10nm and roll out a new uarch.

>> No.69317175
File: 50 KB, 930x717, LEL.png [View same] [iqdb] [saucenao] [google] [report]
69317175

https://snew.notabug.io/r/Amd/comments/a44f4b/the_excel_spreadsheet_ryzen_leak_was_me_it_is_not/?limit=500

>> No.69317310
File: 564 KB, 800x430, australia.gif [View same] [iqdb] [saucenao] [google] [report]
69317310

>>69317128
>no final info mentioned at CES
>the retard already knows the SKUs branding and what was shown as engineering sample

>> No.69317736

>>69317128
This but unironically.
Rip intel

>>
Name (leave empty)
Comment (leave empty)
Name
E-mail
Subject
Comment
Password [?]Password used for file deletion.
reCAPTCHA
Action