[ 3 / biz / cgl / ck / diy / fa / ic / jp / lit / sci / vr / vt ] [ index / top / reports ] [ become a patron ] [ status ]
2023-11: Warosu is now out of extended maintenance.

/diy/ - Do It Yourself

Search:


View post   

>> No.1615604 [View]
File: 30 KB, 439x521, 1549478896612.png [View same] [iqdb] [saucenao] [google]
1615604

>>1615542
it's not actually leakage current. it's base current. it's supposed to flow and is essential to transistor action. if you were using n-channel MOSFETs instead of BJTs (which are voltage-mode), you would not be seeing that effect. you'd be seeing a slightly different one where the source voltage is some volt or two above the gate. that's why logic implementations tend to prefer placing the
anyway, as regards voltage levels, what you have now is an open-collector NAND gate. add a pull-up, then negate the negation with an inverter stage with its own pull-up

>>1615552
also interested in network analysis and would like to know this

Navigation
View posts[+24][+48][+96]