[ 3 / biz / cgl / ck / diy / fa / ic / jp / lit / sci / vr / vt ] [ index / top / reports ] [ become a patron ] [ status ]
2023-11: Warosu is now out of extended maintenance.

/diy/ - Do It Yourself

Search:


View post   

>> No.2701273 [View]
File: 74 KB, 1162x704, SS 2023-10-25 at 9.35.25 PM.png [View same] [iqdb] [saucenao] [google]
2701273

Here's a power latch circuit I made. I just realised that when the FET is turned off, the op-amp's power rails are both at +BATT, and so it might pull the gate high. With a low enough value pull-down resistor R15 this shouldn't be a problem, but such a resistor means pulling the op-amp's output low via a resistor, which may or may not be bad for it.

Navigation
View posts[+24][+48][+96]